LIST	OF PRIOR . APPLIO	ATTY. DOCKET NO. Intel-0044		APPLN. SERIAL NO. New U.S. Patent Application (0/7)				
(PTO-1449)				APPLICANT(S): Stephen TANG, Ali KESHAVARZI, Dinesh SOMASEKHAR, Fabrice PAILLET, Muhammad KHELLAH, Yibin YE, Shih-Lien LU, Vivek DE				
				FILING DATE November 26, 2003		GROUP N/A 2827		
U.S. PATENT	DOCUMENTS							
EXAMINER'S INITIALS	*PATENT NO.	*ISSUE DATE	*INVENTOR NAME		CLASS	SUBCLASS	FILII DAT	- 11
<u> </u>								
·····								
								
•								$-\parallel$
U.S. PATENT APPLICATION PUBLICATIONS								
	'PATENT APPLN. PUB. NO.	*PUB. DATE	APPLICANT		CLASS	SUBCLASS	·	
			LIS DATENT ADD	LICATIONS	L			
	*APPLN.	*FILING	U.S. PATENT APP	LICATIONS	 			
	NO.	DATE	*INVENTOR		CLASS	SUBCLASS		
		FC	DREIGN PATENT (OCCUMENTS				
EXAMINER'S							Translation	
INITIALS	PATENT NO.	DATE	COUNTRY		CLASS	SUBCLASS	Yes	No
				/				
								\neg
								$\neg \parallel$
OTHER A	ART (Including A	uthor, Title,	Date, Pertinen	t Pages, Publishe	er, Place	of Publication	n, Etc.)	
HH	S. Okhonin et al.; A SOI Capacitor-less IT-DRAM Concept; October 2001; pgs. 153-154; 2001 IEEE International SOI Conference							
	Charles Kuo et al.; A Capacitorless Double-Gate DRAM Cell; June 2002; pgs. 345-347; IEEE Electron Device Letters, Vol. 23, No. 6							
144	Takashi Ohsawa et al.; Memory Design Using a One-Transistor Gain Cell on SOI; Nov. 2002; pgs. 1510-1522; IEEE Journal of Solid-State Circuits, Vol. 37, No. 11							
	Takashi Ohsawa et al.; A Memory Using One-Transistor Gain Cell on SOI (FBC) with Performance Suitable for Embedded DRAM's; 2003 Symposium on VLSI Circuits Digest of Technical Papers							
HU	Takashi Ohsawa et al.; ISSCC 2002/ Session 9/ Dram and Ferroelectric Memories/ 9.1							
EXAMINER Ituan Itoang DATE CONSIDERED 5/12/05								
	(, (100	9		- 3/	12/05		